Anodization Of Zirconium For The Formation Of High-K Dielectric Zirconia (Zro2) Thin Film by Abidin, Noor Rehan Zainal
  
 
ANODIZATION OF ZIRCONIUM FOR THE FORMATION OF HIGH-K 
DIELECTRIC ZIRCONIA (ZrO2) THIN FILM 
 
 
 
BY 
 
 
NOOR REHAN BINTI ZAINAL ABIDIN 
 
 
Thesis submitted in fulfillment of the  
requirement for the degree of  
Master of Science  
 
 
 
 
January 2011 
 
 I declare that the content presented in this thesis is the results of my own work which 
was done in Universiti Sains Malaysia unless informed otherwise. The thesis has not 
been previously submitted for any other degree. 
 
 
 
 
 
 
 
 
 
 
 
 
______________________  
Signature of Student 
 
Name of Candidate:  
Noor Rehan Binti Zainal Abidin 
  
Witness by: 
 
 
______________________ 
Signature of Supervisor 
 
Name of Supervisor: 
Prof. Madya Ir. Dr. Cheong Kuan Yew 
 ii 
ACKNOWLEDGMENTS 
 
To begin with, I humbly express my sincere gratitude to Allah for blessing me with 
such a great opportunity in my life. I wish to express my deep appreciation to my 
research supervisor, Assoc. Prof. Ir. Dr. Cheong Kuan Yew and Assoc Prof. Dr. 
Zainovia Lockman for their constant guidance and assistance throughout my M.Sc 
study. My sincere thanks are extended to all academic and technical staffs in the 
School of Materials and Mineral Resources Engineering, Universiti Sains Malaysia 
(USM) for their invaluable assistance and technical support and not forgotten the 
technical staff in the Nano-Optoelectronic Research (NOR), School of Physic lab 
USM for their kindness in helping and allowing me to use the equipments in the lab. 
 
Sufficient thanks to my parents, Mr. Zainal Abidin bin Panjang Ahmad and Mrs. 
Rachinah binti Makir, my sister and her family and my younger brother. Without 
their endless love, support and encouragement, it would have been impossible to 
succeed in my study.  
 
In addition, I am grateful to the Ministry of Science, Technology and Innovation 
(MOSTI) for providing me scholarship under the National Science Fellowship 
scheme, Nippon Sheet Glass (Zainovia Lockman) and Science Advancement Grant 
Allocation (SAGA) (6053002) for financially supporting my research. Last but not 
least, I would like to take this chance to show my utmost gratefulness to all my 
friends, past and present for their encouragement and advice and their laughter in 
unique moments that make the ride worthwhile during my study at USM. 
 
Noor Rehan Binti Zainal Abidin 
P-GM 0260 
 viii 
LIST OF TABLES 
 
Table 2.1 Comparison of various relevant properties for some high-k 
candidates. 
 
19 
Table 2.2 Comparison of the material properties between SiO2 and 
ZrO2 (Wong et al., 2006). 
 
24 
Table 2.3 Summary of literature on the formation of ZrO2 high-k thin 
film using CVD-based technique (ILC= Leakage current 
density). 
 
29 
Table 2.4 Summary of works done on the anodization of Zr metal and 
list of parameters used (solution, pH, applied voltage and 
time). 
 
38 
Table 3 1 Specification for sodium hydroxide, NaOH (Merck 2007). 
 
55 
Table 3.2 Constant parameters for anodization in different formation 
voltages. 
 
56 
Table 3. 3 Constant parameters for anodization of Zr films of different 
thicknesses.  
 
57 
Table 3.4 Constant parameters for anodization in different 
concentrations of NaOH. 
 
58 
Table 3.5 Constant parameters for anodization at different anodization 
times. 
 
58 
Table 3.6 Basic conditions of RCA cleaning process. 
 
59 
Table 4.1 Weight percentage (wt %) values of each element for 
samples anodized at 10 V and 40 V. 
 
84 
Table 4.2 Comparison of rms values of ZrO2 film obtained from this 
work and those from other processes. 
  
95 
 
 
 
 
 
 ix 
LIST OF FIGURES 
 
Figure 2.2 Schematic cross-section of MOS structure. (Adapted from 
Neamen, (2003)). 
 
7 
Figure 2.2 Cross-section and band diagram of different mode operations for 
p-type MOS capacitor (Adapted from Neamen, (2003) and Taur 
et al., (2005)). 
 
9 
Figure 2.3 EOT of the future generations of Si-based MOSFET 
technologies (ITRS 2001, ITRS 2004). 
 
12 
Figure 2.4 Plot of band gap and dielectric constant values of some potential 
high-k gate dielectric materials (Adapted from Kawamoto et al., 
(2002); Ray et al., (2006); Wallace et al., (2005)). 
 
16 
Figure 2.5 Ternary phase diagram of (a)Ta-O-Si and (b)Ti-O-Si systems 
(Wallace et al., 2005). 
 
17 
Figure 2.6 Ternary phase diagram of Zr-Si-O system (Adapted from 
Wallace et al., (2005)). 
 
18 
Figure 2.7 Crystal structure of the ZrO2 phases: cubic, tetragonal and 
monoclinic (Zhao et al., 2002). 
 
23 
Figure 2.8 Schematic of sputtering deposition process (Adapted from 
Vossen et al., (1991)).  
 
25 
Figure 2.9 Schematic diagram of spray pyrolysis equipment (Perednis et al., 
2005). 
 
31 
Figure 2.10 Typical experimental set-up used in anodization process. 
 
33 
Figure 2.11 Pourbaix diagram of Zr system in aqueous solution(Pourbaix, 
1974). 
 
35 
Figure 2.12 Polarization curve of anodization Zr in different pHs of 
phosphate buffer solution. (──) pH=11, (.....) pH=7, (----) pH=5 
(Adapted from (Adapted from Abdel Rahim et al., (1996)). 
 
37 
Figure 2.13 Current density-time curves plotted during anodization of 
titanium foil in acidic solution at different formation voltage (Yu 
et.al, 2006).  
 
41 
Figure 2.14 TEM images of Gd2O3 dielectric stack with anodization times of 
5 to 40 min: (a) 30 V and (b) 60V. (Kuei et al., 2008). 
 
44 
 x 
Figure 2.15 Illustration of the alignment of cations on the metal|electrolyte 
interface (Adapted from Ross et al., (1975)). 
 
47 
Figure 2.16 Formation of ZrO2 (A) with and (B) without the existence of 
external current applied to the Zr anode (Adapted from Schmuki, 
(2002)). 
 
49 
Figure 2.17 Schematic diagram of PDM model of reactions occurs during the 
formation of oxide layer. m=metal atom, MM=metal cation in 
cation site, OO=oxygen ion in in anon site, V
χ’
M=cation vacancy, 
VŐ=anion vacancy, Vm=vacancy in metal phase (Adapted from 
Macdonald, (1992)). 
 
50 
Figure 2.18 Schematic illustration of Zr-Nx electrolyte surface (Adapted 
from Azuma et., (1988)). 
 
52 
Figure 3.1 Flow chart for the sample preparation of Zr foil. 
 
62 
Figure 3.2 Equipment for anodization Zr in 1 M NaOH. (a) side view, (b) 
front view. 
 
64 
Figure 3.3 Schematic illustration of equipments and set-up in the 
anodization process. 
 
65 
Figure 3.4 Flow chart of the anodization process. 
 
66 
Figure 4.1 Current density (J) as a function of time (t) plotted during 
anodization process for different anodization voltages. (a) 5 V, 
(b) 10 V, (c) 15 V, (d) 20 V, (e) 30 V, and (f) 40 V. Data was 
plotted after constant voltage was attained and held for 15 min.  
 
73 
Figure 4.2 Images of anodized Zr foil in 1 M NaOH at different anodization 
voltages, captured by using a typical digital camera. (a) 5 V, (b) 
10 V, (c) 20 V, (d) 30 V, (e) 40 V, and (f) 50 V. 
 
74 
Figure 4.3 Figure 4.3: Surface images of the anodized Zr foil. Anodization 
was performed in 1 M NaOH at different anodization voltages. 
(a) Zr foil, (b) 10 V, (c) 20 V, and (d) 40 V. 
 
75 
Figure 4.4 Content in weight percentage (wt %) of elements Zr and O for 
non anodized Zr and anodized Zr at 10 V, 20 V, and 40 V.  
 
77 
Figure 4.5 XRD patterns of anodized Zr foil in 1 M NaOH at different 
anodization voltages. (a) 5 V, (b) 10 V, (c) 20 V, (d) 30 V, (e) 40 
V, and (f) 50 V. 
 
77 
Figure 4.6 XRD pattern of bare n-type Si substrate. 
 
78 
Figure 4.7 XRD patterns of as-deposited Zr on Si as compared to n-type Si.  79 
 xi 
 
Figure 4.8 Current density-time curves during anodization of zr film at (a) 
10 V and (b) 40 V. Samples were anodized in 1 M NaOH. 
 
80 
Figure 4.9 Optical microscope images of (a) as-deposited Zr and anodized 
Zr film in 1 M NaOH at (b) 5 V, (c) 10 V, (d) 20 V, and (e) 40 
V. 
 
81 
Figure 4.10 FESEM images of (a) as-deposited sample and anodized 
samples in 1 M NaOH (b) 5 V, (c) 10 V, (d) 15 V, (e) 20 V and 
(f) 40 V. 
 
82 
Figure 4.11 EDX spectra of sample anodized at (a) 10 V, and (b) 40 V. 
 
85 
Figure 4.12 XRD patterns of the anodized Zr thin film sputtered on Si at 
different anodization voltages of (a) 5 V, (b) 10 V, (c) 20 V, and 
(d) 40 V. 
 
86 
Figure 4.13 Raman spectra of anodized Zr film (~500nm ) in 1 M NaOH at 
different voltages (a) 10 V, (b) 15 V, and (c) 20 V. 
 
88 
Figure 4.14 Current density-time curves during the anodization of Zr thin 
film at different anodization voltage (a) 5 V, (b) 10 V, (c) 20 V, 
and (d) 40 V. 
 
89 
Figure 4.15 Thickness of thin Zr/Si samples anodized at 10, 20, 30, 40 and 
50 V in 1 M NaOH. Samples were anodized for 15 min. 
 
90 
Figure 4.16 Images of the samples after anodization in 1 M NaOH at (a) 10 
V, (b) 20 V, and (c) 40 V. 
 
91 
Figure 4.17 FESEM images of sample surface after anodization at different 
formation voltages, (a) 10 V, (b) 20 V, (c) 30 V, and (d) 40 V. 
Images taken at 10K (left) and 50K (right) magnification. 
 
92 
Figure 4.18 Blistering and flaws observed by FESEM on sample anodized at 
60 V. Inset in the micrograph is the high magnification image. 
 
94 
Figure 4.19 EDX analysis of anodized Zr film in 1 M NaOH at 60 V. 
 
94 
Figure 4.20 AFM images of: (a) as-deposited sample and after anodization 
at: 10 V (b), 20 V (c), and 30 V (d) (1 M NaOH, 15 min). 
 
96 
Figure 4.21 FTIR spectra of anodized Zr in 1 M NaOH at different voltages 
(a) 5 V, (b) 10 V, (c) 20 V, (d)30 V, and (e) 40 V.  
 
 
97 
Figure 4.22 XRD patterns of anodized samples in 1 M NaOH at (a) 5 V, (b) 
10 V, (c) 20 V, (d) 30 V, (e) 40 V, (f) 50 V, and (g) 60 V. 
 
98 
 xii 
Figure 4.23 XRD patterns of the different thicknesses of Zr film (a) 50 nm, 
(b) 150 nm, (c) 300 nm, and (d) 500 nm. Samples were then 
anodized in 1 M NaOH at 20 V. 
 
99 
Figure 4.24 Proposed mechanism of the anodized Zr film on Si at increasing 
anodization time (a)-(c), and (d-e) at lower and higher 
anodization voltage respectively.  
 
102 
Figure 4.25 J-V characteristics of anodized sample at different formation 
voltages. (a) 5 V, (b) 10 V, (c) 20 V, (d) 30 V, (e) 40 V, and (e) 
50 V. 
 
103 
Figure 4.26 Current density as a function of time, plotted during anodization 
of Zr thin film sputtered on Si in different concentrations of 
NaOH (a) 0.1 M, (b) 0.5 M, (c) 1 M, (d) 3 M, and (e) 5 M. 
Voltage was kept constant at 20 V for 15 min. 
 
105 
Figure 4.27 FESEM images of samples anodized at 20 V in different 
concentrations of NaOH. (a) 0.1 M, (b) 0.5 M, (c) 1 M, (d) 3 M, 
and (e) 5 M. 
 
106 
Figure 4.28 Schematic illustration of the oxide growth in NaOH solution of 
different concentrations. (a) 1 M, (b) 3 M, and (c) 5 M. Samples 
were anodized at 20 V for 15 min. 
 
108 
Figure 4.29 AFM images for sample anodized at 20 V in different 
concentrations of NaOH (a) 0.1 M, (b) 0.5 M, (c) 1 M, (d) 3 M, 
and (e) 5 M. 
 
109 
Figure 4.30 Rms values for surface roughness of sample anodized in 
different concentrations of NaOH at 20 V for 15 min. 
 
110 
Figure 4.31 FTIR spectra of ZrO2 film produced via anodization of Zr film in 
different concentrations of NaOH (a) 0.1 M, (b) 0.5 M, (c) 1 M, 
(d) 3 M, and (e) 5 M. 
 
111 
Figure 4.32 Diffraction patterns of the anodized Zr film at 20 V for 15 min in 
different concentrations of NaOH, (a) 0.1 M, (b) 0.5 M, (c) 1 M, 
(d) 3 M, and (e) 5 M. 
 
112 
Figure 4.33 Current density versus time plot of samples anodized for (a) 
5min, (b) 15min, (c) 30 min, (d) 60 min, and (e) 120 min. All 
samples were anodized n 1 M NaOH at 20 V. 
 
113 
Figure 4.34 FESEM images of Zr thin films anodized in 1M NaOH 20 V at 
anodization time of (a) 5 min, (b) 15 min, (c) 30 min, (d) 60 min, 
and (e) 120 min. 
 
114 
Figure 4.35 XRD patterns of samples anodized at different times of (a) 5 
min, (b) 15 min, (c) 30 min, (d) 60 min, and (e) 120 min. All 
samples were anodized in 1 M NaOH at 20 V with as sweep rate 
of 0.1 Vs
-1
. 
116 
 xiii 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
LIST OF ABREVIATIONS AND SYMBOLS 
 
 xiv 
A Area of the film (cm
2
) 
At% Atomic percent 
C Capacitance 
c Cubic 
d thickness 
DI Deionize water 
εo Permittivity 
h hexagonal 
I Current (A) 
ITRS International Technology Roadmap of Semiconductor 
J Current density (A/cm
2
) 
k Dielectric constant 
m monoclinic 
MOS Metal-oxide-semiconductor 
OCP Open circuit potential 
θ Angle or theta 
PDM Point defect model 
rms Root mean square 
t Anodization time/ tetragonal 
V Voltage 
Vb Breakdown voltage 
 
 
 
Kuei, P. Y., & Hu, C. C. (2008). Gadolinium oxide high-k gate dielectrics 
prepared by anodic oxidation. Applied Surface Science, 254(17), 5487-
5491. 
 xv 
Perednis, D., & Gauckler, L. J. (2005). Thin Film Deposition Using Spray 
Pyrolysis. Journal of Electroceramics, 14(2), 103-111. 
Pourbaix, M. (1974). Atlas of Electrochemical Equilibria in Aqueous Solutions: 
National Association of Corrosion Engineers, USA. 
Wallace, R. M., & Wilk, G. D. (2005). Materials Issues for High-K Gate 
Dielectric Selection and Intergration. In High Dielectric constant material 
VLSI MOSFET Applications (Vol. 16): Springer Berlin Heidelberg. 
Zhao, X., & Vanderbilt, D. (2002). Phonons and Lattice Dielectric Properties of 
Zirconia. Physical Review B, 65(7), 075105. 
 
 
 xiii 
PENGANODAN ZIRKONIUM UNTUK PEMBENTUKAN LAPISAN NIPIS  
 ZIRKONIA (ZrO2) BERPEMALAR DIELEKTRIK TINGGI  
 
ABSTRAK 
Zirkonia (ZrO2) merupakan bahan yang berpotensi di dalam aplikasi get dielektrik 
untuk masa hadapan. Dengan pengecilan ketebalan get dielektrik (<1.4nm), silikon 
dioksida (SiO2) mengalami masalah kebocoran arus disebabkan oleh nilai pemalar 
dielektriknya yang rendah (k=3.9). ZrO2 mempunyai potensi untuk menghalang 
masalah arus bocor kerana nilai pemalar dielektriknya yang tinggi (k=25) serta 
kestabilan termanya yang baik di atas substrat silikon (Si). Objektif utama kajian ini 
adalah untuk menghasilkan lapisan nipis ZrO2 yang mepunyai sifat-sifat yang baik 
dan sesuai dengan aplikasi get dielektrik. Lapisan nipis ZrO2 ini telah dihasilkan 
dengan menganodasikan lapisan nipis zirkonium (Zr) yang telah dipercitkan di atas 
substrate Si jenis-n.  Selain daripada filem nipis, penganodan kepingan Zr turut 
dilakukan sebagai perbandingan kepada filem nipis. Proses penganodan dilakukan di 
dalam larutan beralkali sodium hidroksida (NaOH). Tiga parameter utama yang 
dikaji di dalam kajian ini adalah kesan perubahan voltan, perbezaan larutan yang 
digunakan dan juga masa ke atas lapisan nipis ZrO2 yang terhasil. Berbanding 
dengan parameter yang lain, voltan didapati memberikan kesan yang besar ke atas 
sifat-sifat filem nipis ZrO2 yang terhasil terutamanya pada fasa-fasa ZrO2. Fasa-fasa 
ZrO2 turut bertukar daripada fasa tetragonal atau kubik kepada fasa monoklinik pada 
voltan yang tinggi (>20 V). Ketebalan oksida yang terhasil didapati meningkat 
dengan peningkatan voltan setelah diukur menggunakan Filmetrik. Sifat elektrik bagi 
filem nipis ZrO2 yang terhasil menunjukkan sampel yang dianodasi menjadi lebih 
berpenebat dengan peningkatan voltan. Sampel yang dianodasi pada voltan 40 V dan 
50 V tidak menunjukan sebarang voltan runtuh. Ini menunjukan SiO2 terbentuk pada 
voltan tinggi. Daripada kajian yang dilakukan, di dapati bahawa lapisan nipis yang 
dianodasikan pada voltan 20 V selama 30 minit di dalam larutan berkepatan 1 M 
NaOH mempunyai sifat-sifat yang baik dan sesuai bagi aplikasi get dielektrik. Ini 
menunjukkan bahawa lapisan nipis ZrO2 dapat dihasilkan pada suhu bilik dengan 
menggunakan kaedah yang mudah, ringkas dan murah dengan sifat yang setanding 
dengan kaedah-kaedah yang lain. 
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ANODIZATION OF ZIRCONIUM FOR THE FORMATION OF HIGH-K 
DIELECTRIC ZIRCONIA (ZrO2) THIN FILM 
 
ABSTRACT 
 
Zirconia (ZrO2) is a promising material for future high-k gate dielectric applications. 
With the decreasing of the get dielectric thickness (<1.4nm), silicon dioxide (SiO2) 
layer suffered from basic problem of high tunneling leakage current due to its low 
dielectric constant (k=3.9). ZrO2 has a potential to overcome the tunneling leakage 
current problem since it has a high dielectric current (k=25) and good thermal 
stability on silicon (Si) substrate. The main objective of this work is to produce ZrO2 
thin film with good properties and suitable for get dielectric application. ZrO2 thin 
film has been produced by anodizing zirconium (Zr) thin film sputtered on n-type Si 
substrate. Besides the thin film, anodization on Zr foil was also done as a comparison 
to the thin film. Anodization was done in alkaline solution of sodium hydroxide 
(NaOH). In this work, three mains parameters were studied; effects of different 
voltage, different concentration of solution and anodization time on the ZrO2 thin 
film. Compared to other parameters, voltage was found to give a significant impact 
on the properties of the formed ZrO2 thin film especially on the ZrO2 phases. ZrO2 
phases transformed from tetragonal or cubic phase to monoclinic ZrO2 at high 
voltage. Thickness of the oxide formed was found to increase with voltage as 
measured using Filmetric. Electrical properties of the formed ZrO2 thin film show 
that the anodized samples became more insulated as the voltage increased with no 
breakdown voltage for samples anodized at 40 V and 50 V. This indicates that SiO2 
forms at higher voltage. From this work, thin film that has been anodized at 20 V for 
30 minutes in 1 M NaOH posses a good properties and suitable for get dielectric 
application. This show that ZrO2 thin film can be produced at room temperature 
using simple, easy and cheap techniques with comparable properties compared to 
other techniques. 
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CHAPTER 1 
 
 
INTRODUCTION 
 
 
1.1 Preface 
Gate dielectric is one of the most vital components in metal-oxide-semiconductor 
(MOS) device that functions as an insulating layer to prevent current leakage from 
the gate into the channel. Since 1960 silicon dioxide (SiO2) has been used almost 
exclusively as a primary gate dielectric material in MOS device due to its remarkable 
physical, electrical and interface properties in direct contact with silicon (Si) 
substrates (Kyu et al., 2005). In addition, SiO2 possesses a good loss factor, excellent 
thermal stability at typical Si process temperature and easy physical processing 
(Armelao et al., 2005). Unfortunately, aggressive scaling down activity tends to 
cause an increase in gate leakage current. The resulting gate leakage current 
increases the power dissipation which leads to the undesired power consumption in 
MOS device and degrades the device performance. As a consequence of this issue, 
employing SiO2 as gate dielectric material in MOS technology tends to be a difficult 
task. Therefore, many researchers and manufacturers are extensively investigating 
alternative materials to replace SiO2 as a gate dielectric to reduce gate leakage 
current. High dielectric constant (high-k) materials have received considerable 
attention to overcome the problems associated with the extremely thin conventional 
SiO2 gate dielectric. High-k materials may circumvent this problem since they can 
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provide physically thicker dielectric films to reduce leakage current so that smaller 
and faster devices can be manufactured (Houssa, 2004). 
 
HfO2 (Bennett et al., 2006), Ta2O5 (Atanasova et al., 2003), ZrO2 (Jang et al., 2003), 
CeO2 (Galata et al., 2007), Gd2O3 (Hsieh et al., 2006), La2O3 (Vellianitis et al., 2004) 
and Al2O3 (Hwu et al., 2005) are among the high-k materials that are currently under 
intense investigation. The candidate materials should satisfy challenging 
requirements as discussed in more detail in Chapter 2, such as high dielectric 
constant, good oxide-semiconductor interface, and thermal stability contact with Si. 
Among them ZrO2 has been proposed for study in this research due to its remarkable 
properties for microelectronics applications, such as wide band gap of 5.16 – 7.1 eV 
which could result in high barrier height for tunneling and hence reduces the leakage 
current. It has a dielectric constant in the range of 15–22, which is high enough to 
achieve lower equivalent oxide thickness (EOT). Unlike TiO2 and Ta2O5, ZrO2 
possess good thermal stability when in contact with Si. This makes ZrO2 a good 
material that can be used in deep submicrometer MOS devices (Ray et al., 2006; 
Wallace et al., 2005; Wilk et al., 2001; Wong et al., 2006). 
 
In addition to the material properties, processing techniques also give crucial impact 
on the gate oxide. Various techniques have been applied to fabricate ZrO2 including 
physical deposition processes, such as thermal oxidation (He et al., 2005; Lyapin et 
al., 2005), pulsed laser deposition (PLD) (Filipescu et al., 2007; Wang et al., 2001) 
and sputtering using metal or oxide targets (Chen et al., 2007; Jeong et al., 2005; 
Kim et al., 2006; Sun et al., 2000) and chemical deposition processes, such as sol-gel 
(Armelao et al., 2005), molecular beam evaporation (Hong et al., 2003), chemical 
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vapor deposition (CVD) (Mays et al., 2004; Yu et al., 2003), atomic layer chemical 
vapor deposition (ALCVD) (Ferrari et al., 2002; Houssa, 2004; Rana et al., 2003), 
rapid thermal CVD (Chang et al., 2001) and spray pyrolisis (Garcia et al., 2004; 
Ortiz et al., 2005). In this research anodization has been proposed to be used as a 
technique in producing ZrO2 thin film on Zirconium (Zr) film deposited on Silicon 
(Si) due to some advantages. By using this technique, the thickness and morphology 
of the films can be controlled by varying the parameters such as electrolyte and 
formation voltage. This technique also allows us to deposit a relatively uniform and 
smooth film surface even on complex shapes of substrate which is a very important 
requirement needed for very thin gate oxide (Ming et al., 1996). In addition, this 
technique is a low cost process compared to other techniques which need a relatively 
high-temperature heat treatment and expensive equipment (Li et al., 2006). The 
formation of ZrO2 thin film by anodization on Zr foil has been studied previously for 
numerous applications especially as a protective coating (Habazaki et al., 2003). 
There is also a publication on the formation of anodic oxide of ZrO2 on alumina 
(Al2O3) substrate (Shimizu et al., 1997). However, to the best of our knowledge, 
there is no publication on the formation of anodic oxide of ZrO2 on Zr thin film 
deposited on Si to be used as dielectric compounds in MOS devices. Therefore, it is 
of interest to study the capability of the process in the formation of ZrO2 thin film 
with properties suitable for gate oxide in MOS devices. Hence, in this research, our 
intention is to produce ZrO2 high-k dielectric material through the study of various 
altered parameters by using the anodization technique. 
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1.2 Problem statement 
ZrO2 are known as one of the potential candidates to replace SiO2 as a good material 
used as get dielectric in MOS device applications. There is a lot of research works 
had been done previously in order to form ZrO2 thin film with a good properties 
using variety of formation techniques such as sputtering, PVD, CVD, spray pyrolysis 
and MBE. Apart from that, anodization process has been considered in this work as 
one of the alternative technique to form ZrO2 thin film.  
 
Anodization offer several advantages compared to other techniques. By using this 
technique, ZrO2 can be form using simple instrument at room temperature. It is a low 
cost process compared to other techniques which need a relatively high-temperature 
heat treatment and expensive equipment (Li et al., 2006). A lot of reports had been 
published in anodization of bulk Zr to form ZrO2 nanotubes however there is no 
report on anodization of Zr thin film sputtered on n-type substrate to form ZrO2 thin 
film. Therefore, this is the challenge in this work in order to study the best condition 
to form ZrO2 thin film using this technique. By referring to the reports of anodization 
of bulk Zr, a details study on formation of ZrO2 thin film on Si substrates have to be 
carried out in order to obtain a good properties comparable with other methods. 
  
1.3 Objectives of the research  
The main objective of this research study is to form ZrO2 thin film by anodizing Zr 
thin film sputtered on n-type Si substrate. In order to produce ZrO2 thin film with 
good properties that suitable for get dielectric application. In order to achieve the 
main objective, several approaches have been use which is:  
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a) Anodizing Zr thin layer sputtered on Si substrate using anodization process under 
several different conditions. 
b) Study the effect of different parameters (thickness, voltage, concentration and 
time of oxidation) in the formation of ZrO2. 
c) Propose a mechanism of formation of ZrO2 thin films form by anodization 
process. 
 
1.4  Approach of the research 
In this research, ZrO2 was formed by depositing Zr on Si substrate by sputtering 
process. This film was then anodized in aqueous electrolyte solution (NaOH) to form 
ZrO2. A number of different parameters was studied in order to identify the effect of 
each parameter to the oxide formed including the thickness of the sputtered sample, 
formation voltage, concentration of the solution and post deposition annealing. All 
the samples were then characterized and analyzed to study the optical, physical and 
electrical properties of the oxide formed. The overall experiment parameters are 
stated in Chapter 3. 
 
1.5 Dissertation structure 
This dissertation is organized into 5 chapters as follows. Chapter 1 gives a general 
introduction to the current issues occurring in microelectronic industry associated to 
the research work. Problem statement, objectives, scope and approach of the research 
are also identified in this chapter. Chapter 2 generally presents a literature review 
covering vital information of ZrO2 as a high dielectric constant material, the 
background and theory of anodization process and also addresses current and past 
researches that had been carried out worldwide. Chapter 3 comprises of the whole 
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experiment starting from the raw materials, sample preparation, design of experiment 
and also the characterization technique used to analyze the samples. Chapter 4 shows 
the interpretation of the research results and some discussions have been described 
for better understanding. Lastly, Chapter 5 summarizes the accomplishments in this 
dissertation and recommendation for future work. 
 
 
 
 
 
 
 
 7 
CHAPTER 2 
 
 
LITERATURE REVIEW 
 
 
2.1 Metal-Oxide-Semiconductor (MOS) device 
Metal-oxide-semiconductor (MOS) device or commonly referred as MOS capacitor 
is the most important component in metal-oxide-semiconductor field-effect-transistor 
(MOSFET). MOSFET is a type of semiconductor transistor widely used in advanced 
integrated circuit (IC). MOSFET is used because it can be scaled down to smaller 
dimensions than other type of devices hence miniaturization is possible (Sze, 2002). 
Therefore, an understanding of the behavior of MOS capacitor is important in order 
to understand the principal operation of MOSFET. 
 
Figure 2.1 is a cross-section of the MOS capacitor. A MOS capacitor consists of a 
metal, an oxide, and a semiconductor layer. The semiconductor layer is usually in the 
form of a single-crystal Si substrate. This semiconductor layer’s function is to 
perform transistor action. The main purpose of the oxide layer is to insulate the 
semiconductor layer from the metal layer. The oxide layer is usually made from 
SiO2. The metal layer is employed as contact for supplying voltage inputs to the 
MOS capacitor. It is also referred as the gate terminal and is made from aluminum or 
poly-silicon material (Neamen, 2003). 
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Semiconductor 
Metal 
Oxide 
 
 
Figure 2.1: Schematic cross-section of MOS structure (Adapted from Neamen, 
(2003)). 
 
The MOS capacitor functions as a device that can store electric charge. Therefore, it 
is most essential to understand the main feature of the MOS capacitor which is its 
changing capacitance with the applied voltage. Consequently, four modes of 
operation of the MOS capacitor need understanding (Taur et al., 2005). Depending 
on the applied voltage, they are named; (1) flat band, (2) accumulation, (3) depletion, 
and (4) inversion. In considering p-type semiconductor, all modes of operation can 
be defined as below: 
(1) Flat band 
The term flat band is given because the energy band diagram of the semiconductor is 
flat, which implies that no charge exists in the semiconductor making it an ideal 
capacitor. In this condition, the holes concentration is in equilibrium throughout the 
semiconductor because no field or charge is present. Cross-section and energy band 
diagram of the ideal MOS capacitor with Vg = 0 is shown in Figure 2.2. Since no 
current flows in the structure, the Fermi level remains constant in the semiconductor. 
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(2) Accumulation 
Accumulation occurs when a negative voltage is applied between the gate and the 
semiconductor. When a negative voltage is applied to the gate, it creates an electric 
field in the oxide. The negative charge on the gate attracts holes from the substrate to 
the oxide-semiconductor interface as shown in Figure 2.2. Because of the low hole 
concentration in Si, the top of the valence bends upward and towards the oxide 
interface as shown in Figure 2.2. Due to the band bending, the Fermi level (Ef) at the 
surface is much closer to the valence band than is the Fermi level in the bulk Si. This 
results in a hole concentration much higher at the surface than in the bulk. Since that 
the excess holes are accumulated at the Si surface, it is therefore referred to as 
accumulation condition. 
 
(3) Depletion 
Depletion occurs when a positive voltage is applied to the gate. The positive charge 
on the gate repels the mobile hole from the semiconductor surface and makes the 
metal Fermi level move downward. The valence band at the surface is now farther 
away from the Fermi level and the hole concentration is lower at the surface than in 
the bulk. Therefore, the semiconductor is depleted of mobile carriers (hole) at the 
interface which acts as a dielectric because it can no longer contain or conduct 
charges. In effect, it becomes an insulator. 
 
(4)  Inversion 
Inversion occurs when the applied voltage is beyond the threshold voltage. The 
positive gate voltage generates electron-hole pairs and attracts electrons towards the 
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gate. Since the oxide is a good insulator, these electrons accumulate at the substrate-
oxide interface. The bands at the semiconductor bend more strongly resulting in a 
wider depletion region and more depletion charge. At a sufficiently high voltage, the 
intrinsic potential (Ei) can be below Ef indicating large concentration of electrons in 
the conduction band and the surface is depleted of holes.  
 
Figure 2.2 shows a cross-section and an energy diagram of mode operation of MOS 
capacitor under different applied voltages for p-type semiconductor.  Similar 
condition occurs in n-type semiconductor except that the polarities of voltage and 
band bending are reversed. Moreover, the roles of electrons and holes are 
interchanged. 
 
Mode of 
operation 
Cross section Energy band diagram, 
Flat band  
 
Semiconductor 
Metal 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
+ 
Vg = V fb 
 
 
Ef 
Ei 
Ev 
Ec 
Ef 
 
Figure 2.2: Cross-section and band diagram of different mode operations for p-type 
MOS capacitor (Adapted from Neamen, (2003) and Taur et al., (2005)). 
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Figure 2.2 (continue): Cross-section and band diagram of different mode operations 
for p-type MOS capacitor (Adapted from Neamen, (2003) and Taur et al., (2005)). 
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2.2 Properties and limits of SiO2 as a gate dielectric 
As mentioned, SiO2 has been used as a gate dielectric material in MOS capacitor. For 
more than 40 years due to its suitable physical and electrical properties. It has good 
interface properties on the Si substrate. Furthermore SiO2 possesses several 
advantages such as; it can be grown thermally on Si substrate in an amorphous phase 
which is desirable to reduce charge leakage. It also has a high melting point, hence 
giving it an excellent thermal and chemical stability. SiO2 could remain in an 
amorphous state at working condition. SiO2 has a dielectric constant of 3.9. 
Moreover, the very large bandgap,Eg value of 9 eV makes SiO2 an excellent 
electrical insulator for the gate oxide in a MOSFET (Degraeve et al., 2002). 
 
However, SiO2 major problem is high leakage current when made too thin due to 
direct tunneling of electrons through the thin SiO2 layer. Decreasing the dimensions 
of the devices has become a subject of interest in semiconductor industry since a few 
years ago. Continuous efforts have been made to increase the number of devices on 
the same chip area. The aim of reducing the device size is to enhance functionality 
and performance of the devices at a lower cost. With a small size, more devices can 
be implemented in a small area of the Si substrate hence reducing the amount of 
power consumption. As devices become smaller, the higher operation speed can be 
achieved because of the decrease in the carrying, from source to drain (Wilk et al., 
2001). 
 
However, as the size of the MOS capacitor is made smaller, the thickness of the gate 
dielectric also decreases. The decreasing trend of the oxide thickness as proposed by 
International Roadmap of Semiconductor (ITRS) (ITRS, 2001, ITRS, 2004) is shown 
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in Figure 2.3. As seen, the gate dielectric needs to be approximately below 1.0 nm 
for sub 100 nm in year 2012. Unfortunately, this thickness will give SiO2 a high 
leakage current problem, leading to unwieldy power consumption, reduced dielectric 
reliability, and breakdown of the device altogether. Basically, the leakage current 
occurs because of the low dielectric constant (k=3.9) of the SiO2. Alternative 
materials of high-k value are therefore highly sought after. 
 
Figure 2.3: EOT of future generations of Si-based MOSFET technologies (ITRS, 
2001, ITRS, 2004). 
 
Significant research has been done on finding materials of high-k constant. The use 
of high-k materials is beneficial since thinner oxides can be used as gate dielectric. 
Since the insulating and dielectric behavior of high-k material is outstanding, the 
movement of the electrons through it is highly impeded. Thinner oxides can be used 
to fit the sub 100 nm MOSFET technologies. 
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2.3 Alternative high-k material for gate dielectric 
Generally, materials possessing a dielectric constant value higher than that of SiO2 
are considered high-k dielectric material. High-k materials have been under intense 
investigation in order to find a replacement for SiO2. One of the benefits of using 
high-k material as an alternative material for gate dielectric is that thicker films can 
be utilized to reduce leakage current while maintaining the same gate capacitance as 
thin SiO2. As mentioned earlier, the MOS structure behaves like a parallel capacitor. 
Hence, when a voltage is applied to the gate, charges on the metal are compensated 
by opposite charges in the semiconductor. The capacitance of this parallel plate 
capacitor is given in Equation 2.1.  
   C= k εoA/t         (Eq. 2.1) 
C represents capacitance, k is dielectric constant, εo is permittivity of free space, A is 
capacitor area, and t is dielectric thickness. It shows that the capacitance value can be 
increased either by using a material of high k value or by reducing the thickness of 
the gate dielectric (t).  
 
In the case of SiO2, the k is 3.9 therefore the thickness can vary. However, reducing 
the thickness below its practical limit will cause a large leakage current across the 
gate dielectric due to direct tunneling. Hence, new materials of k higher than that of 
SiO2 are needed to improve the device performance. This high-k material can attain 
the same dielectric capacitance of the SiO2 by making it thicker than the SiO2 layer. 
This can be achieved in the ratio of its dielectric constant to that of SiO2, as shown in 
Equation 2.2. Equation 2.2 can be simplified to Equation 2.3. Equation 2.3 is often 
expressed in terms of the equivalent oxide thickness (EOT). EOT refers to the 
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thickness of the SiO2 gate dielectric needed to obtain the same gate capacitance 
density as the high-k material in consideration (Houssa, 2004). 
   (Eq. 2.2) 
     (Eq. 2.3) 
 
For example, by using ZrO2 as a gate dielectric of k value 25, we can use a 6.4 nm 
thick oxide layer in order to achieve the same equivalent capacitance of a 1 nm thick 
SiO2 layer. Therefore, it can be stated that the EOT of this ZrO2 layer is 1 nm. 
 
However, before a new high-k material can be used successfully in gate dielectric 
applications, many requirements have to be met first, as discussed in the next sub-
section. 
 
2.3.1 Requirements and promising material for alternative high-k gate 
dielectric materials 
To be used as a gate dielectric material, the potential high-k materials must fulfill a 
set of requirements. These requirements have been reviewed in detail by Wilk et al., 
(2001), Wallace et al., (2002), Schlom and Haeni, (2002), Ray et al., (2006), Wong et 
al., (2006), and Droopad et al., (2005). According to the reports reviewed by those 
authors, it can be concluded there are 6 main requirements that have been used as 
CSiO2             Chigh-k 
k SiO2εo 
    tox   
k high-kεo 
    thigh-k  
       khigh-k          
       k SiO2            
t SiO2 EOT thigh-k 
 16 
key guidelines for selecting an alternative gate dielectric material. These are as 
follows: 
 
1. The material must possess a significantly higher k than amorphous 
SiO2 (k=3.9). 
2. The new material should be stable when in contact with Si. 
3. The density of interfacial trap should be on par with SiO2, and the trap 
levels within the dielectric should be low. 
4. The conduction and valence band offset should be at least 1 eV (3.2 
eV at the Si-SiO2 interface) to provide a barrier with sufficient energy 
necessary for the gate action at the operational bias. 
5. The electrical properties of the dielectric should be stable over a wide 
range of operating temperatures and operating frequencies. 
6. The process to deposit the gate dielectric must meet the standard for 
uniformity and reproducibility set by the present gate dielectric 
deposition techniques and must meet these standards in a cost 
effective manner. 
 
As mentioned above, the potential candidates must have a higher k than SiO2. A 
dielectric constant of a material is measured in its bulk form. It must be stated that 
the dielectric constant of thin films could be different from that of bulk material. 
Figure 2.4 illustrates a plot of band gap against dielectric constant of several 
alternative materials considered to replace SiO2. The trend shown is that materials of 
higher k tend to have lower band gaps. Dielectric constant is important in order to 
indicate the ability of the material to polarize in response to an applied voltage 
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(Eisenbeiser, 2005). Polarization will separate both positive and negative charges, 
leading to constitution of dipoles and provide more capacitance in capacitor. On the 
other hand, band gap is the energy difference between the valence band and 
conduction band. It determines the ability of electrons to flow between the two 
energy bands. Electrons are restricted in the flow from the valence band to the 
conduction band if the energy gap is large which reduce the leakage current problem. 
Therefore, both dielectric constant and band gap play important roles in selecting 
materials for gate dielectric.  
 
 
Figure 2.4: Plot of band gap and dielectric constant values of some potential high-k 
gate dielectric materials (Adapted from Kawamoto et al., (2002); Ray et al., (2006); 
Wallace et al., (2005)). 
 
Besides the high-k value of, another requirement needed for the material to be a 
potential candidate for high-k gate dielectric is stability when in contact with Si. 
Materials need to be stable with Si to avoid formation of interfacial layer during 
deposition or in subsequent IC fabrication processes. This undesired interfacial layer 
could consist of SiO2, silicide, or an alloy of high-k material and SiO2. The formation 
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of an interfacial layer is highly undesirable since it will create an additional capacitor 
in series with the high-k layer and significantly reduces the overall effective 
dielectric constant. Therefore, the formation of interfacial layer should either be 
prevented or minimized.  
 
The stability of high-k material on Si can be explained by referring to the ternary 
phase diagram. According to Schlom and Haeni, (2002) there should be a tie line 
between the stable metal oxide phase (high-k) and Si substrate in order to have a 
thermodynamically stable interface. Figure 2.5 and Figure 2.6 illustrate the ternary 
phase diagram of the Ta-O-Si, Ti-O-Si and Zr-Si-O system at 1000K respectively 
(Wilk et al., 2001). Figure 2.5 indicates that Ta2O5 and TiO2 are not stable with SiO2. 
Since there was no tie line between both oxides and Si when the thermodynamic 
equilibrium state was reached, they tend to separate into SiO2 and metal oxide 
(MxOy) as well as silicide phases (MxSiy). ZrO2 however, did have a tie line with Si 
as shown in Figure 2.6 and formation of ZrSiO4 seemed to be stable in direct contact 
with Si. (Schlom and Haeni., 2002; Wilk et al., 2001). 
 
Figure 2.5: Ternary phase diagram of (a)Ta-O-Si and (b)Ti-O-Si systems (Adapted 
from Wallace et al., (2005)). 
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Figure 2.6: Ternary phase diagram of Zr-Si-O system (Adapted from Wallace et al., 
(2005)). 
 
Apart from that, it is beneficial to choose an amorphous oxide as an excellent 
material for high-k gate dielectric. This is because polycrystalline or single crystal 
films could contain leakage paths at the grain boundaries or along crystal plane. 
Grain size and orientation variation in polycrystalline materials also cause significant 
variation in dielectric constant (Wallace et al., 2002). Amorphous materials are 
preferable because they can eliminate the stated disadvantages. 
 
Figure 2.4 shows several possible materials of high-k dielectric value. Wong et al., 
(2006) have listed several oxides of high-k value. Oxides of materials from the 
following groups: IIIA (Al, Ga), IIIB (Sc, Y), IVB (Ti, Zr, Hf, Rf), VB (Nb, Ta) and 
lanthanoid (La, Ce, Pr anf Gd) are considered potential candidates. Characteristics 
and main features of potential high-k gate dielectric are compiled in Table 2.1. All 
the data present in the table were collected from several authors.  
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Table 2.1 Comparison of various relevant properties of some high-k candidates. 
Material Dielectric 
constant (k) 
Bandgap  
(eV) 
Conduction 
Band offset 
(eV) 
Merits Drawbacks References 
Silicon dioxide 
(SiO2) 
3.9 9 3.2 Excellent Si 
interface,  
Low-k,  
EOT>0.8 nm 
Porti et al., (2007) 
Aluminum 
oxide (Al2O3) 
9-10 8.8 2.1 Eg comparable 
to SiO2, 
amorphous, 
good thermal 
stability 
medium k Shamala et al., (2007) 
Gadolinium 
oxide (Gd2O3) 
12 5.4 Not available Good thermal 
stability with Si. 
high-k 
 
Crystallization. 
Formatiopn of interfacial 
layer at Gd2O3/Si interface. 
Kuei et al., (2008) 
Yue et al., (2008) 
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Table 2.1 (continue): Comparison of various relevant properties for some high-k candidates. 
Material Dielectric 
constant (k) 
Bandgap  
(eV) 
Conduction Band 
offset (eV) 
Merits Drawbacks References 
Yttrium oxide 
(Y2O3) 
15 6 2.3 Large Eg Low crystallization 
temperature, High Dit, 
silicide formation 
Cheng et al., (2009) 
Ytterbium 
oxide (Yb2O3) 
~15 >5  High-k 
High resistivity 
Large Eg 
Low crystallization 
temperature 
Pan et al., (2009) 
Hafnium 
dioxide (HfO2) 
25 5.7 1.5 Most suitable 
compared to 
other candidates 
Crystallization, silicate and 
silicide formation. 
High trap density 
Smirnova et al., (2008) 
Shaimeev et al., (2007) 
Chang et al., (2007) 
Zirconium 
dioxide (ZrO2) 
~21 - 22 4.7-5.7 0.8-1.4 Similar to 
hafnia 
Marginal stable with Si, 
crystallization, silicide 
formation 
Kim et al., (2008) 
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Table 2.1 (continue): Comparison of various relevant properties for some high-k candidates. 
Material Dielectric 
constant (k) 
Bandgap  
(eV) 
Conduction Band 
offset (eV) 
Merits Drawbacks References 
Tantalum 
pentoxide 
(Ta2O5) 
~17 - 29 4.4 0.38 High-k Unacceptable ∆Ec not 
stable on Si,  
Atanassova et al., (2007) 
Chandra et al., (2008) 
Titanium 
dioxide (TiO2) 
~30 – 170 
(depending 
on crystal 
structure & 
orientation) 
3.0 – 3.8  <1 very high-k Not stable on Si 
High leakage current 
Low band gap 
Frank et al., (2009) 
Lanthana 
(La2O3) 
27 5.8 2.14 High-k, better 
thermal stability,  
Moisture absorption, 
instable with Si,  
Kim et al., (2005) 
Kim et al., (2008) 
Strontium 
titanate 
(SrTiO3) 
300 3.3 -0.1 High-k Low crystallization 
temperature. 
Lin et al., (2007) 
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2.4 Zirconia 
Zirconia (ZrO2) is an interesting material which has attracted much attention due to 
its remarkable properties such as high mechanical strength, low thermal conductivity, 
extreme chemical inertness, excellent wear resistance, high refractive index (more 
than 2) and high transparency in the visible and near infra-red (IR) region. In fact the 
combination of electronic, optical and mechanical properties has led to its wide range 
of applications for example as a thermal barrier coating (Janos et al., 1999), 
corrosion protective coating (Gusmano et al., 2007), oxygen sensor (Hiroyuki et al., 
2003; Spirig et al., 2007), catalyst support in automobile industry (Vera et al., 1998) 
and as ceramic biomaterial (Heuer et al.).  
 
Recently, ZrO2 has shown a prospective application in microelectronic industry. 
ZrO2 is said to be a potential candidate to replace SiO2. Here, the crystal structure, 
properties and deposition technique used in producing ZrO2 for high-k gate dielectric 
is elucidated. 
 
Pure bulk ZrO2 exhibits three polymorphs of monoclinic, tetragonal and cubic 
symmetries. Figure 2.7 illustrates the crystal structure of each polymorph. The 
monoclinic phase is stable at room temperature and can transform to the tetragonal 
phase during heating at 1170 
o
C. At 2370 
o
C, the tetragonal phase transforms to the 
cubic phase. ZrO2 melts at 2680 
o
C (Graeve, 2008).  
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Figure 2.7: Crystal structure of the ZrO2 phases: cubic, tetragonal and monoclinic 
(Zhao et al., 2002). 
 
2.4.1 Properties of ZrO2 as a potential candidate for high-k gate dielectric 
As a promising candidate for alternative gate dielectric, ZrO2.has several outstanding 
properties such as high dielectric constant (k = 20-25) which is high enough to 
achieve lower EOT. It has a wide bandgap (>5 eV) hence high potential barrier (>1 
eV) and thus can reduce the problem of leakage current. In addition ZrO2 has a good 
thermal stability on Si substrate with a small lattice mismatch of 2.1% with Si. 
Nevertheless, one major problem of ZrO2 is its crystallinity. Amorphous ZrO2 is not 
thermodynamically stable at room temperature. Most research reports have shown 
that deposited ZrO2 film is of polycrystalline material consisting of mixtures of 
monoclinic, cubic, or tetragonal phases. Comparison of the material properties of 
ZrO2 and SiO2 is shows in Table 2.2. 
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Table 2.2: Comparison of SiO2 and ZrO2 material properties between (Wong et al., 
2006). 
Properties SiO2 ZrO2 
Structure Amorphous Depend on deposition 
methods 
Dielectric constant 3.9 22-25 
Bandgap (eV) 8.9 4.7-5.7 
Lattice parameter (Ǻ) - 5.07-5.16 
Formation temperature (
o
C) >700 
o
C ~350 
o
C 
Crystallization temperature (
o
C) - >350 
o
C 
Stability with Si (kJ/mol) at 298K Stable Yes 
Silicide formation - Yes 
Hole barrier (eV) 4.2 2.5-2.9 
Electro barrier (eV) 3.15 0.8-1.4 
Interface trap density (eV
-1
cm
-1
) ~10
10 
~10
12 
Oxide trap density (cm
-2
) ~10
11 
~10
12 
Breakdown field (MV/cm) ~10 <4 
 
2.4.2 Deposition techniques of ZrO2 for high-k gate dielectric 
Numerous techniques have been used when producing ZrO2 films as a gate dielectric. 
Those techniques can be divided into physical, chemical and oxidation processes.  
 
 
